



# **Golmaal: Thanks to the Secure TimeCache for a Faster DRAM Covert Channel**

**DRAMSEC 22**

Ajaykumar kushwaha, Ajay jain, Mahendra patel and Biswabandan Panda

Dept. of Computer Science and Engineering, Indian Institute of Technology Bombay



I can perform  
Flush+Reload attack.



You mean, you want to  
send first accesses of the  
reloaded cache lines to  
DRAM.



Won't that increase  
bandwidth of Covert  
channel in DRAM ? 🤪

I will Implement TimeCache  
to mitigate it.



Yes !!! Big Brains 😊



---

# Background

- DRAM Covert channel
- TimeCache

# DRAM Row-Buffer conflict covert channel\*

- Sender and receiver agree on a bank (can be hardcoded)
- Both sender and receiver on host select a **different row inside this bank**
- Receiver measures **access time** for it's selected row
- Sender can transmit 0 by doing **nothing** and 1 by causing **row buffer conflict** by accessing it's own row.
- If measured timing was "**fast**" by the receiver then sender transmitted 0 otherwise 1.

## Bank 1

Row 1

Row 2 (S)

Row 3

Row 4 (R)


Row 5




Row N

Row Buffer


Sender and Receiver decide  
on One Bank





Receiver measures access time to its address



Activate



Copy



**INITIALIZATION**

## Bank 1


Row 1

Row 2 (S)

Row 3

Row 4 (R)

Row 5




Row N

Row Buffer

Repeated access always have  
low access time



Return



**ROW BUFFER HIT**





Sender Accesses it's Address




Activate

Copy





On next access of receiver,  
there is a row miss



Activate

Copy

## Bank 1


Row 1

Row 2 (S)

Row 3

Row 4 (R)

Row 5




Row N

Row Buffer

Receiver has high access time

Return



HIGH

**ROW BUFFER MISS**

---

# Background


- DRAM Covert channel
- TimeCache

# TimeCache\*


- For flush+reload attack, **first access** of attacker for **time measurement** is important.
- Resolution : **Delay first access**
  - To all cache lines → For each process, first access is **always Miss**.
  - Create a miss, even if it is a hit
  - **S-bit** denotes if it is the first access to the cache line by the process.

# Example


000**1**0000




000**1**0000



# Example




# Example







# Example




# Example




# Example




# Example



# Example



# Example



---

# Golmaal Covert Channel

- Assumptions and Protocol
- Timing Diagram
- Transmission Channel
- Evaluation

# Golmaal Covert Channel Assumptions




## Theoretical Assumptions :

- Shared Memory Agreement.
- Senders and multiple receiver processes are allocated different rows of one DRAM bank of a given rank and channel.

## Numerical Assumptions :

- Ciflush Cycles = 300
- DRAM Access Cycles = 375(Row Buffer Hit) and 220(Row Buffer Miss)\*
- Synchronization Cycle = 400 cycles
- Processor Speed = 4Ghz






---


# Golmaal Covert Channel

- Assumptions and Protocol
- **Timing Diagram**
- Transmission Channel
- Evaluation


# Timing diagram **Without** time-cache




## Timing diagram **Without** time-cache




# Timing diagram Without time-cache




# Timing diagram **Without** time-cache



# Timing diagram **With** time-cache




# Timing diagram **With** time-cache








# Timing diagram **With** time-cache



# Timing diagram **With** time-cache



# Comparison of timing diagram **Without** and **With** time-cache



---

# Golmaal Covert Channel


- Assumptions and Protocol
- Timing Diagram
- **Transmission Channel**
- Evaluation

# TRANSMISSION

Data: [INIT]01001


Sender

Sender	S-bit
	w
S1	0
S2	0
S3	0
S4	0



Receiver

Receiver	S-bit
	y
R1	0
R2	0
R3	0
R4	0



Access  
addr y

S bit 0 Cache  
miss



Row conflict

# TRANSMISSION

Data: [INIT]01001

Sender

Sender	S-bit
	w
S1	0
S2	0
S3	0
S4	0



Receiver

Receiver	S-bit
	y
R1	1
R2	0
R3	0
R4	0

Change sbit to 1


Get row

# TRANSMISSION

Data: [INIT]01001

Sender

Sender	S-bit
	w
S1	0
S2	0
S3	0
S4	0



Receiver

Receiver	S-bit
	y
R1	1
R2	0
R3	0
R4	0



Access  
addr y

S bit 0  
Cache miss

Row hit

Low access time  
≈ '0' bit

# TRANSMISSION

Data: [INIT]0**1**001



Sender

Sender	S-bit
	w
S1	0
S2	0
S3	0
S4	0

Access  
addr w

S bit 0  
Cache miss

Row  
Conflict



Receiver

Receiver	S-bit
	y
R1	1
R2	1
R3	0
R4	0




# TRANSMISSION

Data: [INIT]0**1**001


Sender

Sender	S-bit
	w
S1	1
S2	0
S3	0
S4	0

Change  
sbit to 1



Get row



Receiver


Receiver	S-bit
	y
R1	1
R2	1
R3	0
R4	0

# TRANSMISSION

Data: [INIT]0**1**001


## Sender

Sender	S-bit
	w
S1	1
S2	0
S3	0
S4	0



## Receiver

Receiver	S-bit
	y
R1	1
R2	1
R3	0
R4	0



Access  
addr y

S bit 0  
Cache miss

Row conflict

≈ High access time

'1' bit

---

# Golmaal Covert Channel

- Assumptions and Protocol
- Timing Diagram
- Transmission Channel
- **Evaluation**

# Simulation infrastructure



## Simulators :

- Extensively modified ChampSim\* microarchitectural simulator
- Ramulator\* , a fast and cycle-accurate DRAM simulator

## Simulator Parameters and Configurations:


- DDR4 DRAM controllers with a data rate of 3200 MT/sec.
- To synchronize between a pair of sender and receiver processes, we use the wall clocktime.
- To further improve synchronization we use the *nanosleep* system call for 100ns after every DRAM access by a sender and a receiver.

\*\* Online. Available: <https://github.com/ChampSim/ChampSim>, Champ-sim Simulator.

\*\* Y. Kim, W. Yang, and O. Mutlu, "Ramulator: A fast and extensible dram simulator," IEEE Computer Architecture Letters, vol. 15, no. 1, pp. 45-49, 2016.

# Number of Sender-Receiver


- Data:
  - 000000....
  - Random...
  - 101010.....
  - 111111.....



**“Bandwidth increases with increase in number of sender and receiver”**

# Error Percentage


- Eight sender and receiver pair communicating a payload of “11111111..1”.
- Error percentage is maximum at 4.28 Mbps with 12.8% of error.



“As the raw-bandwidth increase so does the probability of error”

# Evaluation

- Eight sender and receiver pair communicating a payload of “11111111...1”.
- The maximum True capacity we achieved is 3.72 Mbps while transferring 1111....



**Thank You**  
**Any Questions ??**

—